 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Digital Broadcast Reception LSI MN88413 Channel Decoder LSI for Digital Satellite Broadcast Reception s Overview The MN88413 is a channel decoder LSI that integrates functions for digital satellite communications and broadcast reception on a single chip. The MN88413 supports both the Digital Video Broadcast (DVB) and the Digital Satellite System (DSS(R)) specifications. It also supports a variable transport rate that can be set under program control using a fixed system clock frequency and can implement a channel decoder with a minimal number of external components. s Features * Can be used in systems conforming to DVB, in US DIRECTV(R) systems, and in single carrier per channel (SCPC) communication systems. * Integrates a 2-channel A/D converter, a variable rate QPSK demodulator, and forward error correction (FEC) on a single chip. * Supports transfer rates from 1 Mbps to 90 Mbps. * On-chip I/Q baseband signal offset voltage circuit and on-chip reference voltage circuit for the A/D and D/A converters. * On-chip PLL circuit * BER monitor function * I2C bus master circuit for tuner control * Supports LNB control clock and DiSEqC 1.0/1.1 and can output DiSEqC messages. * General-purpose input and output ports * On-chip boundary scan test circuit conforming to IEEE 1149.1 s Applications * Digital satellite broadcast receivers Note: DSS(R) and DIRECTV(R) are registered trademarks of DIRECTV, Inc. 1 2 AGC QIN IIN MN88413 s Block Diagram PLL0-2 CPO Offset canceler VSSA0-2 VDDA1-2 Digital AFC Bandwidth limiter Rate converter Roll-off filter QPSK demodulator Viterbi decoder Frame synchronization detector ADC ADC DAC PLL VSS0-6 VDD0-6 Clock reproduction VSSC0-19 XI XO CKI CSEL0-1 I2C I/F (Master) MSCL MSDA ADVRT ADVRB IVRM QVRM DAVR DAIR I2C I/F SADR0-1 SCL SDA TAP controller (JTAG) TIN3-7 TEST0-2 TDI TMS TCK TRST TDO De-interleaver Digital Bloadcast Reception LSI LNB controller DAC OP0-2 LNBCK LNB Reed-Solomon decoder NRST Energy dispersal decoder SEL SCK DEN DO0-7 NPERR PSYNC FSYNC NERRF BYTCK Digital Bloadcast Reception LSI s Pin Assignment MN88413 TDI TDO TIN3 VSSC15 TIN4 VSS5 VDD5 VSSC16 TIN5 TIN6 TIN7 OP0 VSSC17 OP1 OP2 LNBCK CKO VSSC18 VSS6 VDD6 XO VSSC19 XI CSEL0 CSEL1 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 TCK TMS TRST VSSC14 SCK DO7 VDD4 VSSC13 VSS4 DO6 DO5 DO4 VSSC12 DO3 DO2 DO1 VDD3 VSSC11 VSS3 DO0 BYTCK VSSC10 DEN PSYNC NPERR PLL2 PLL1 PLL0 VSSC9 VDD2 VSS2 NERRF VSSC8 FSYNC SEL NRST SDA VSSC7 SCL VDD1 VSS1 MSDA VSSC6 MSCL SADR1 SADR0 VSSC5 TEST2 TEST1 TEST0 CKI VSS0 VDD0 VSSC0 VSSA0 CPO VDDA0 VSSC1 DAVR DAIR LNB AGC VSSC2 VDDA1 VSSA1 IIN IVRM VSSC3 ADVRT ADVRB QVRM VSSC4 QIN VSSA2 VDDA2 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 3 MN88413 s Specifications Overview * QPSK demodulator Data rate A/D converter resolution Linearity error Differential linearity error Input voltage level Roll-off rate AFC range Synchronization establishment time : 1 Mbps to 90 Mbps : 6 bits : 0.5 LSB (typical) : 0.5 LSB (typical) Digital Bloadcast Reception LSI : 1.5 V [p-p] (typical) [On-chip self-bias circuit] : Switchable between the DVB and the DSS(R) specifications. : ( D/A converter used for LNB/AFC and AGC Resolution : 8 bits Linearity error Differential linearity error Output voltage level * Viterbi decoder : 0.5 LSB (typical) : 0.5 LSB (typical) : 1.0 V [p-p] (typical) [0.0 V to 1.0 V] : Switchable between the DVB and the DSS(R) specifications. : Automatic detection of encoding ratios in the range 1/2 to 7/8. : Auto-synchronous operation * Frame synchronization detection, De-interleaver, Reed-Solomon decoding, and Energy dispersal : Switchable between the DVB and the DSS(R) specifications. * PLL circuit * CPU interface * Supply voltage * Power dissipation * Package : Reference clock input frequency: 4 MHz to 30 MHz : I2C bus interface : 3.3 V 0.165 V : 990 mW (typical) [at VDD = 3.3 V, 60 Mbps, R = 7/8] : QFP100-P-1818B (18 x 18 mm) 4 Digital Bloadcast Reception LSI s System Application Example Antenna 12 GHz AGC BPF 1.45 GHz 1.95 GHz 500 MHz AGC XI Tuner Quadrature detector 950 MHz 1.45 GHz BPF AN8921SB IIN QIN MN88413 BYTCK PSYNC NPERR DEN SCK MN88413 XO LNB control Microcontroller MN1870877 I2C host interface I2C master I2C interface s Package Dimensions (units: mm) * QFP100-P-1818B (1.20) 22.900.20 18.000.10 75 76 51 50 18.000.10 22.900.20 100 1 (1.20) 0.65 25 0.300.05 26 2.450.20 2.85max. 0.150.05 (2.45) 0.15 Seating plane 0.100.10 0 to 10 1.300.20 To the descrambler DO0-7 8 5 |
Price & Availability of MN88413
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |